#systemverilog

Generate Verilog testbenches, lint RTL code (7 rules), and scaffold UVM verification environments — directly inside Claude Code via MCP.

An MCP server for sandpiper - a TL-Verilog compiler, that outputs SystemVerilog/Verilog